

# T.T.L. DUAL MASTER-SLAVE JK FLIP-FLOPS

FJJ121  
FJJ121A  
FJJ126

Correspond to 74 Series types 7473N, 6473N

## TENTATIVE DATA

These devices are transistor-transistor logic dual JK master-slave flip-flops in the FJ series of integrated circuits. The FJJ121 corresponds to '74 Series' type 7473N, the FJJ126 corresponds to '64 Series' type 6473N.

### QUICK REFERENCE DATA

Supply voltage (nominal)	5.0	V
Max. clock rate	10	MHz
Fan-out	10	
Noise immunity (typ.)	1.0	V
(min.)	0.4	V
Average power dissipation (per flip-flop) (50% duty cycle, $T_{amb} = 25^{\circ}\text{C}$ )	40	mW



## OUTLINE

Conforms to J.E.D.E.C. TO-116 (see page 5)

FJJ121 - 14-lead all plastic dual-in-line package

FJJ121A - 14-lead hermetic-in-plastic dual-in-line package

FJJ126 - 14-lead all plastic dual-in-line package



## LOGIC FUNCTION

Dual master-slave JK flip-flop with single J and K inputs. 'Low' input to clear sets Q to logical '0' regardless of clock state.

**DESIGN DATA (Maximum adverse operating conditions assumed)**

		Min.	Nom.	Max.	
<b>Temperature</b>					
Operating ambient	FJJ121/1A	0	-	70	°C
	FJJ126	-40	-	85	°C
<b>Supply</b>					
Supply voltage	FJJ121/1A	4.75	-	5.25	V
	FJJ126	4.5	-	5.5	V
Supply current (per flip-flop)		-	8.0	-	mA
<b>Inputs</b>					
Voltage for 'High' input state S.N.I. = 0		2.0	-	-	V
S.N.I. = 0.4V		2.4	-	-	V
*Current for 'High' input state					
J and K inputs		-	-	40	μA
Clear inputs		-	-	80	μA
Voltage for 'Low' input state S.N.I. = 0		-	-	0.8	V
S.N.I. = 0.4V		-	-	0.4	V
**Current for 'Low' input state					
J and K inputs		-	-	1.6	mA
Clear and Clock inputs		-	-	3.2	mA
<b>Outputs</b>					
Voltage for 'High' output state		2.4	-	-	V
Voltage for 'Low' output state		-	-	0.4	V
Output resistance in 'High' output state		-	100	-	Ω
Output resistance in 'Low' output state		-	12	-	Ω
Current capability at 'Low' output state		-	-	16	mA
<b>Fan-out</b>					
J and K inputs		-	-	10	
Clear and Clock inputs		-	-	5	
<b>Performance</b>					
Signal noise immunity		0.4	1.0	-	V
Average propagation delay time (C <sub>L</sub> = 15pF)		-	30	-	ns

This is equivalent to a propagation delay time to the 'Low' state of 34ns and to the 'High' state of 26ns.

\*The 'High' state normally corresponds to a voltage level between 2.4 and 5.25V.

\*\*The 'Low' state normally corresponds to a voltage level between 0 and 0.4V.



# T.T.L. DUAL MASTER-SLAVE JK FLIP-FLOPS

FJJ121  
FJJ121A  
FJJ126

## DESIGN DATA (cont'd)

### Truth table (abbreviated)

$t_n$		$t_{n+1}$
J	K	Q
Low	Low	$Q_n$
Low	High	Low
High	Low	High
High	High	$\bar{Q}_n$

### Notes

1.  $t_n$  = bit time before trailing edge of clock pulse
2.  $t_{n+1}$  = bit time after clock pulse
3. Clear and Clock inputs operate on negative going signals.

### CHARACTERISTICS

$T_{amb} = 25^{\circ}\text{C}$ , Supply voltage = 5.0V,

Bistable must be set with Q to '0' prior to making these tests

			Min.	Typ.	Max.
$V_{TH}$ 'Low'	Input threshold voltage for 'Low' input state (Clear inputs) ( $I_{out} = -400\mu\text{A}$ , $V_{out(\bar{Q})} = 2.4\text{V}$ , $V_{clock}$ and K = 2.0V)	0.8*	-	-	V
$V_{TH}$ 'High'	Input threshold voltage for 'High' input state (Clear inputs) ( $I_{out} = 16\text{mA}$ , $V_{out(\bar{Q})} = 0.4\text{V}$ , J = K = Clock = 2.0V)	-	-	2.0*	V
$V_{out}$ 'Low'	Output voltage for 'Low' output state (Clear inputs) (J = K = Clock = 2.0V, $I_{out} = 16\text{mA}$ , $V_{clear} = 2.0\text{V}$ )	-	-	0.4*	V
$V_{out}$ 'High'	Output voltage for 'High' output state (Clear inputs) (J = K = Clock = 2.0V, $I_{out} = -400\mu\text{A}$ , $V_{clear} = 0.8\text{V}$ )	2.4*	-	-	V
$I_{in}$ 'Low'	J or K current for 'Low' input state ( $V_{in} = 0.4\text{V}$ , $V_{clear} = V_{clock} = 4.5\text{V}$ )	-	-	1.6*	mA



# T.T.L. TRIPLE 3-INPUT NAND GATES

FJH121  
FJH121A  
FJH126

CHARACTERISTICS (Supply voltage = 5.0V,  $T_{amb} = 25^{\circ}\text{C}$ )

		Min.	Typ.	Max.	
$V_{TH}$ 'Low'	Input threshold voltage for 'Low' input state ( $V_{out} = 2.4\text{V}$ , $I_{out} = -400\mu\text{A}$ )	0.8*	-	-	V
$V_{TH}$ 'High'	Input threshold voltage for 'High' input state ( $I_{out} = 16\text{mA}$ , $V_{out} = 0.4\text{V}$ )	-	-	2.0*	V
$V_{out}$ 'Low'	Output voltage for 'Low' output state ( $V_{in} = 2.0\text{V}$ , $I_{out} = 16\text{mA}$ )	-	0.23	0.4*	V
$V_{out}$ 'High'	Output voltage for 'High' output state ( $V_{in} = 0.8\text{V}$ , $I_{out} = -400\mu\text{A}$ )	2.4*	3.0	-	V
$I_{in}$ 'Low'	Input current for 'Low' input state ( $V_{in} = 0.4\text{V}$ , $I_{out} = 0$ )	-	-	1.6*	mA
$I_{in}$ 'High'	Input current for 'High' input state (each input) ( $V_{in} = 2.4\text{V}$ , $I_{out} = 0$ , other inputs = 0V)	-	-	40*	$\mu\text{A}$
$I_{out}$ 'High'	Leakage current into the 'High' state output at $V_{out} = 6.7\text{V}$ ( $V_{in} = 0$ )	-	-	300	$\mu\text{A}$
$I_{out}$ s/c 'High'	Short circuit output current for 'High' output state ( $V_{in} = 0$ , o/p grounded)	18*	-	55*	mA
$t_{pd0}$	Propagation delay time to logical '0' level (Fan-out = 10, $C_L = 15\text{pF}$ )	-	8.0	15	ns
$t_{pd1}$	Propagation delay time to logical '1' level (Fan-out = 10, $C_L = 15\text{pF}$ )	-	18	29	ns

\*These are the characteristics which are recommended for acceptance testing purposes.

## NOTE

$C_L$  = Total capacitance of driven gates including wiring capacitance.



CHARACTERISTICS (cont'd)

			Min.	Typ.	Max.
$I_{in}$ 'Low'	†Clear or Clock input current for 'Low' input state ( $V_{in} = 0.4V$ , $J = K = 4.5V$ )		-	-	3.2* mA
$I_{in}$ 'High'	Clear input current for 'High' input state ( $V_{in} = 2.4V$ , $V_{clock} = 0$ )		-	-	80* $\mu A$
$I_{in}$ 'High'	$J$ or $K$ input current for 'High' input state ( $V_{in} = 2.4V$ , $V_{clock} = 0$ )		-	-	40* $\mu A$
$I_{out}$ s/c 'High'	Short circuit output current for 'High' output state ( $V_{clock} = 0$ , $J = K = 4.5V$ , $V_{clear} = 0$ , $\bar{Q}$ output grounded)	18*	-	57*	mA

\*These are the characteristics which are recommended for acceptance testing purposes.

†The  $\bar{Q}$  output or Clear input is momentarily grounded to achieve correct output state before commencing measurement.

Switching characteristics ( $C_L = 15pF$ , Fan-out = 10)

	Set up time	20	-	-	ns
	Hold time	0	-	-	ns
	Clock frequency	10	15	-	MHz
	Clock pulse width	20	-	-	ns
	Clear pulse width	25	-	-	ns
$t_{pd0}$	Propagation delay time to logical '0' level from Clock to output	10	-	50	ns
$t_{pd1}$	Propagation delay time to logical '1' level from Clock to output	10	-	50	ns
$t_{pd0}$	Propagation delay time to logical '0' level from Clear to output	-	-	50	ns
$t_{pd1}$	Propagation delay time to logical '1' level from Clear to output	-	-	50	ns

Note

$C_L$  = Total capacitance of driven gates including wiring capacitance

Switching waveforms - See separate sheet



# T.T.L. DUAL MASTER-SLAVE JK FLIP-FLOPS

FJJ121  
FJJ121A  
FJJ126

## RATINGS


Limiting values of operation according to the absolute maximum system.

### Electrical (pin 11 earthed)

Maximum positive supply voltage (pin 4)	7.0	V
Maximum continuous input voltage (pins 1, 2, 3, 5, 6, 7, 10, 14)	5.5	V
Maximum negative transient input voltage ( $t_p = 20\text{ns}$ , $f = 5.0\text{MHz}$ , $R_s \geq 75\Omega$ )	-2.0	V
Minimum width of clock pulse	20	ns
Minimum width of clear pulse	25	ns
Temperature		
$T_{stg}$ range	-65 to +150	$^{\circ}\text{C}$
$T_{amb}$ operating range FJJ121/1A	0 to +70	$^{\circ}\text{C}$
$T_{amb}$ operating range FJJ126	-40 to +85	$^{\circ}\text{C}$

## OUTLINE AND DIMENSIONS

Conforms to J.E.D.E.C. TO-116



## PINNING


1. Clock input (1)
2. Clear input (1)
3. K input (1)
4. Supply voltage
5. Clock input (2)
6. Clear input (2)
7. J input (2)
8.  $\bar{Q}$  output (2)
9. Q output (2)
10. K input (2)
11. Common
12. Q output (1)
13.  $\bar{Q}$  output (1)
14. J input (1)

For detailed dimensions see General Explanatory Notes

For Handling Notes see General Explanatory Notes



LOGIC DIAGRAM



'Low' input to clear sets Q to logical '0' regardless of clock state  
Positive logic