

T.T.L. TRIPLE 3-INPUT NAND GATES

FJH121
FJH121A
FJH126

Correspond to 74 Series types 7410N, 6410N

TENTATIVE DATA

These devices are transistor-transistor logic triple 3-input NAND gates in the FJ series of integrated circuits. The FJH121 corresponds to '74 Series' type 7410N, the FJH126 corresponds to '64 Series' type 6410N.

QUICK REFERENCE DATA

| | | |
|--|------------|----|
| Supply voltage (nominal) | 5.0 | V |
| Fan-out (max.) | 10 | |
| Noise immunity (typ.) | 1.0 | V |
| (min.) | 0.4 | V |
| Operating temperature range FJH121/1A | 0 to +70 | °C |
| FJH126 | -40 to +85 | °C |
| Propagation delay (typ.) | 13 | ns |
| Average power dissipation (50% duty cycle, $T_{amb} = 25^{\circ}\text{C}$) | 10 | mW |
| Fan-in | 3 | |

Unless otherwise stated data applies to individual gates



OUTLINE

Conforms to J.E.D.E.C. TO-116 (see page 4)

FJH121 - 14-lead all plastic dual-in-line package

FJH121A - 14-lead hermetic-in-plastic dual-in-line package

FJH106 - 14-lead all plastic dual-in-line package



LOGIC FUNCTION

The logic function of the gate is a NAND when the most positive signal voltage is a '1' and a NOR when the most positive signal voltage is a '0'. All inputs to the gate are to be 'High' in order for the output to be 'Low'. A 'Low' input to any gate input will give the output 'High'.



DESIGN DATA (Maximum adverse operating conditions assumed)

| | | | Min. | Nom. | Max. |
|---|-----------|------|------|------|------|
| Temperature | | | | | |
| Operating ambient | FJH121/1A | 0 | - | 70 | °C |
| | FJH126 | -40 | - | 85 | °C |
| Supply | | | | | |
| Supply voltage | FJH121/1A | 4.75 | - | 5.25 | V |
| | FJH126 | 4.5 | - | 5.5 | V |
| Supply current (output 'Low') per gate | | - | 3.0 | - | mA |
| Supply current (output 'High') per gate | | - | 1.0 | - | mA |
| Inputs | | | | | |
| Voltage for 'High' input state S.N.I. = 0 | | 2.0 | - | - | V |
| S.N.I. = 0.4V | | 2.4 | - | - | V |
| *Current for 'High' input state (each input) | | - | - | 40 | μA |
| Voltage for 'Low' input state S.N.I. = 0 | | - | - | 0.8 | V |
| S.N.I. = 0.4V | | - | - | 0.4 | V |
| **Current for 'Low' input state | | - | - | 1.6 | mA |
| Outputs | | | | | |
| Voltage for 'High' output state | | 2.4 | - | - | V |
| Output resistance in 'High' output state | | - | 100 | - | Ω |
| Voltage for 'Low' output state | | - | - | 0.4 | V |
| Output resistance in 'Low' output state | | - | 12 | - | Ω |
| Current capability at 'Low' output state | | - | - | 16 | mA |
| Fan-out | | - | - | 10 | |

Truth Table (for two input terminals)

| Input 1 | Input 2 | Output |
|---------|---------|--------|
| Low | Low | High |
| High | Low | High |
| Low | High | High |
| High | High | Low |

Performance

| | | | | |
|---|-----|-----|---|----|
| Signal noise immunity | 0.4 | 1.0 | - | V |
| Average propagation delay time ($C_L = 15\text{pF}$) | - | 13 | - | ns |

This is equivalent to a propagation delay time to the 'Low' state of 8.0ns and to the 'High' state of 18ns.

*The 'High' state normally corresponds to a voltage level between 2.4 and 5.25V.

**The 'Low' state normally corresponds to a voltage level between 0 and 0.4V.



RATINGS


Limiting values of operation according to the absolute maximum system.

Electrical

| | | |
|---|------------|--------------------|
| Maximum positive supply voltage (pin 14) | 7.0 | V |
| Maximum continuous input voltage (pins 1, 2, 3, 4, 5, 9, 10, 11, 13) | 5.5 | V |
| Maximum continuous voltage applied to output (applied through $R_L \geq 270\Omega$) (Pins 6, 8, 12) | 7.0 | V |
| Maximum negative transient input voltage ($t_p = 20\text{ns}$, $f = 5.0\text{MHz}$, $R_s \geq 75\Omega$) | -2.0 | V |
| Temperature | | |
| T_{stg} min. | -65 | $^{\circ}\text{C}$ |
| T_{stg} max. | 150 | $^{\circ}\text{C}$ |
| T_{amb} operating range FJH121/1A | 0 to +70 | $^{\circ}\text{C}$ |
| T_{amb} operating range FJH126 | -40 to +85 | $^{\circ}\text{C}$ |

OUTLINE AND DIMENSIONS

Conforms to J.E.D.E.C. TO-116



PINNING

1. Input gate 1
2. Input gate 1
3. Input gate 2
4. Input gate 2
5. Input gate 2
6. Output gate 2
7. Common
8. Output gate 3
9. Input gate 3
10. Input gate 3
11. Input gate 3
12. Output gate 1
13. Input gate 1
14. Supply voltage

For detailed dimensions see General Explanatory Notes


For Handling Notes see General Explanatory Notes



**T.T.L. TRIPLE
3-INPUT NAND GATES**

**FJH121
FJH121A
FJH126**

EQUIVALENT CIRCUIT (Individual gates)



LOGIC DIAGRAM

