Signetics

74180 Parity Generator/Checker

9-Bit Odd/Even Parity Generator/Checker Product Specification

Logic Products

FEATURES

- Word length easily expanded by cascading
- · Generate even or odd parity
- · Checks for parity errors
- See '280 for faster parity checker

DESCRIPTION

The '180 is a 9-bit parity generator or checker commonly used to detect errors in high speed data transmission or data retrieval systems. Both Even and Odd parity enable inputs and parity outputs are available for generating or checking parity on 8-bits.

True active-HIGH or true active-LOW parity can be generated at both the Even and Odd outputs. True active-HIGH parity is established with Even Parity enable input ($P_{\rm C}$) set HIGH and the Odd Parity enable input ($P_{\rm C}$) set LOW. True active-LOW parity is established when $P_{\rm E}$ is LOW and $P_{\rm C}$ is HIGH. When both enable inputs are at the same logic level, both outputs will be forced to the opposite logic level.

Parity checking of a 9-bit word (8 bits plus parity) is possible by using the two

TYPE	TYPICAL PROPAGATION DELAY, P _O = 0V	TYPICAL SUPPLY CURRENT
74180	36ns	34mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$		
Plastic DIP	N74180N		

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
10-17	Data inputs	1ul
P _E , P _O	Parity inputs	2ul
Σε, Σο	Parity outputs	10ul


NOTE:

A 74 unit load (ul) is understood to be $40\mu\text{A}$ I_{IH} and -1.6mA I_{II}.


enable inputs plus an inverter as the ninth data input. To check for true active-HIGH parity, the ninth data input is tied to the $P_{\rm O}$ input and an inverter is connected between the $P_{\rm O}$ and $P_{\rm E}$ inputs. To check for true active-LOW parity, the ninth data input is tied to the $P_{\rm E}$ input and an inverter is connected between the $P_{\rm E}$ and $P_{\rm O}$ inputs.

Expansion to larger word sizes is accomplished by serially cascading the '180 in 8-bit increments. The Even and Odd parity outputs of the first stage are connected to the corresponding P_{E} and P_{O} inputs, respectively, of the succeeding stage.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4,1985


5-346

853-0539 81502

Parity Generator/Checker

74180

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUTPUTS		
Number of HIGH Data Inputs (I ₀ - I ₇)	PE	Po	ΣΕ	Σο	
Even Odd	H	L	H	LΙ	
Even Odd	L L	H	L H	H	
X X	H	H	L H	L H	

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

		74			
	PARAMETER	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	v
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+0.8	V
I _{IK}	Input clamp current			-12	mA
Іон	HIGH-level output current			-800	μΑ
loL	LOW-level output current			16	mA
TA	Operating free-air temperature	0		70	°C

5-347

L = LOW voltage level

X = Don't care

Parity Generator/Checker

74180

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS ¹		74180			
				Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.4	3.3		٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OL} = MAX			0.2	0.4	٧
V_{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5	٧
l _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA
l _{iH}	HIGH-level input current	V _{CC} = MAX,	I _O – I ₇ inputs	1		40	μА
.IU		V _I = 2.4V	P _E , P _O inputs			80	μΑ
I _{IL} LOW-level input current	V _{CC} = MAX,		I _O – I ₇ inputs			-1.6	mA
		$V_{I} = 0.4V$ P_{OE} , P_{O} inputs			-3.2	mA	
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			34	56	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			74 C _L = 15pF, R _L = 400Ω		UNIT
		TEST CONDITIONS			
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Data to even output	Waveforms 1 & 2, P _O = 0V		60 68	ns
t _{PLH} t _{PHL}	Propagation delay Data to odd output	Waveforms 1 & 2, P _O = 0V		48 38	ns
t _{PLH} t _{PHL}	Propagation delay Data to even output	Waveforms 1 & 2, P _E = 0V		48 38	ns
t _{PLH} t _{PHL}	Propagation delay Data to odd output	Waveforms 1 & 2, P _E = 0V		60 68	ns
t _{PLH} t _{PHL}	Propagation delay PE or Po to output	Waveform 1		20 10	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} log is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with P_E and P_O inputs at 4.5V, all other inputs and outputs open.

Parity Generator/Checker

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS

